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Analog-to-digital (AID) converters provide the interface between the analog
signal domain and the binary digital computational domain. The development of digital
signal processor (DSP) technology has increased the use and importance of the AID
converter. A 10 bit AID converter with a high conversion frequency ofover 2.5 GHz is
needed for the applications of digital signal processing in telecommunication, networks,
image processing, medical engineering system and consumer products. However, the
maximum conversion frequency of the existing 10 bit AID converter still remains in the
order of 50-200 MHz [1][2][3].
Without doubt, the flash AID converter (full parallel converter) gives the best
conversion frequency performance. The negative attributes of this converter type are the
large die size, high power dissipation and large input capacitance. Flash converter uses
2"-1 comparators and 2" matched resistors for n-bit resolution. Thus, the 1023
comparators, which are needed for a 10 bit application, result in large area, high power
consumption as well as large input capacitance. Moreover, the input bandwidth is limited
if the input is to be driven by a 50n signal due to the large buffer needed to drive the
ADC's large number of comparators. Even with state-of-the-art technologies the flash
architecture is clearly not an acceptable approach for a 10 bit 2.5 GHz AID converter.
2
Two-step flash architectures are an effective means of realizing high speed, high
resolution AID converters. With conversion rates approaching half those of fully paralle
AID converter's, this type of architecture provides a relatively small input capacitance
together with low power dissipation due to the reduced number ofcomparators required
to achieve the high resolution. A two-'step architecture uses a sample and hold circuit
together with a high speed NO - DIA coarse quantizer subtraction circuit. As a part of
the effort it was determined that the sample and hold circuit requires a 1590 GHz process
bandwidth for 10-bit 2.5GHz application. Such a bigh-perfonnance sample and hold
function is clearly not feasible with existing CMOS technology and is beyond the scope
of this effort.
The folding and interpolation architecture, successfully used in high speed and
high resolution bipolar AID converter [1][4], employs considerable fewer comparators
than a fully parallel converter and in addition does not require a sample and hold. The
result is a high speed, low power dissipation converter with small die area. While
incorporating the folding and interpolation scheme with MOS devices, this type converter
suffers from an inherent limitation associated with the linearity of velocity saturated
MOS devices. The folding factor number is as small as two due to the soft non-linearity
ofMOSFET differential pair transfer function (see Appendix A). This restriction results
in folding CMOS architecture have a large number ofcomparators and large power
consumption as well as matching difficulties. It was also found that the required 2.5GHz
bandwidth for a folding architecture with MOS devices is also well beyond the reach of
any current process.
3
Neural networks behave essentially like analog nonlinear circuits.
Intercormections between neurons (the elementary processing units) permits one to obtain
high parallel computational capabilities, which potentially ensure high speed conversion.
The Hopfield neural network is one of the most popular networks for electronic neural
computing due to the simplicity of the network architecture and quick convergence in the
time domain. Hopfield neural-based NO converters have several advantages over
conventional NO converters. For a 10 bit Hopfield AID converter only 45 neurons and
10 voltage to current converters are required. Thus, this architecture has a significantly
smaller area than the fully flash AID converter which employs 1023 comparators in the
10 bit case. By adjusting the contribution values between the amplifiers with a learning
rule, the adaptive AID converter with linear AID conversion performance can be made.
The adaptability of a neural-based AID converter can be useful to compensate for initial
device mismatches or long-term characteristic drifts. However, the conversion rate
performance is constrained by the worst case delay of LSB (Least Significant Bit) when
neural-based architecture applies to 8 - 10 bit resolution. The worst case delay happens
when the variation of input signal causes the digital output to be changed from tOO ...00
to 011 ... 11, or from 011 ... 11 to 100...00. Moreover, the great size differences (up to 64
- 256) between neurons used in 8 - 10 bit application makes their matching very difficult
to meet the resolution requirements. Therefore, the neural-based converter is suitable for
the 4 - 5 bit resolution application and as previously noted has many advantages over the
4-5 bit flash NO converter.
4
1.1 Objective
The objective of this thesis is to investigate and propose a new type AID converter
architecture for high speed and high resolution application and has resulted in a two-step
neural network-based AID converter. This research presented here is based on a review
of two-step flash AID converters. analysis of the folding and interpolation scheme and
Hopfield neural network AID converters. The analysis and testing results of4-bit flash
AID converter cells are also used to support this proposal.
Incorporating the Hopfield neural network architecture into the two-step combines
the advantages of both neural and two-step ADC. It is potentially a solution and
currently the best choice for a 10 bit 2.5 GHz AID converter although a high speed track
and hold circuit is still needed for this architecture.
1.2 Organization
Chapter 1 has introduced the background and the purposes for this study.
Chapter 2 reviews the architectures of high-speed and high-resolution AID
converters: flash ADC. two-step ADC. folding and interpolation ADC. and neural-based
ADC. The critical block functions ofAID converter, i.e., comparators, D/A converters,
are also reviewed. The factors limiting accuracy are presented in this chapter.
Chapter 3 includes one architecture of4-bit flash AID converter system. The
analysis. circuit simulations and test results have shown that high speed performance
could be reached with proper laid-out and fabrication. The testing results of this 4-bit
5
ADC system and six functional testing subcells, which were fabricated on the IBM
a.II.UTI SOI/SOS process, are also presented.
Chapter 4 presents a Hopfield neural network NO converter. The conversion
rate, which is correlative with worst case delay ofLSB, is calculated and confirmed by
simulation. Three kinds ofvoltage-to-current converters, the key function block used in
Hopfield neural network NO converter, are analyzed. Based on the above work, the two-
step neural-based NO converter is proposed and its performance is estimated.
Chapter 5 summarizes the results of the study, conclusions, and recommendations.
Appendix A includes the analysis of a folding and interpolation architecture for
velocity saturated CMOS process. The simulations support the result that the limitation
of soft non-linearity of MOSFET differential pair restricts the maximum folding number
while applying MOS devices to this architecture. For each of three stages: folding,
buffer, and comparator, the requirements ofmatching and offset are described. The





Traditional analog-to-digital converter designs have used a flash architecture to
obtain high conversion rate and a sigma,..delta architecture to obtain the high resolution.
For the resolutions greater than 8 bits, the fully flash AID converter suffers from severe
disadvantages. Not only the large area (exponential growth) and power dissipation but
also the performance limitations due to a highly nonlinear input capacitance and reference
mismatching problems have stimulated the development ofmultistage AID converters,
folding and interpolation AID converters, and neural network-based AID converters.
The first section of this chapter reviews the flash AID converter followed by three
different kinds of architectures for realizing high-speed and high-resolution analog-to-
digital converters: two-step, folding and interpolation, and the Hopfield neural network.
The second section reviews the factors limiting the accuracy of ADC systems. The third
section presents three kind of comparators as well as their performances and limitations.
The digital-to-analog converter, an essential block function for multistage ADC, is
reviewed in the last section.
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2.1 High-Speed ADC Architectures
In this section, we will see a brief overview of four commonly used high-speed
AID converters, i.e., flash, multi-step, folding and interpolation and Hopfield neural
network, as well as their perfonnances. The best-known flash architecture shows a
excellent speed perfonnance. However, this architecture requires 2N -1 comparators to
achieve an N-bit resolution. The alternatives to a full-flash architecture are the multi-
step, folding and interpolation, and neural network AJD conversion principles. These
architectures are capable of achieving a large analog bandwidth and high resolutions
without incurring the power and area penalties associated with the flash architectures.
2.1.1 Flash AID Converter
Flash converters are the standard approach for realizing very-high-speed
converters, as seen in some publications [15][16] [17]. The input signal in a flash
converter is fed to 2"-1 comparators in parallel, as shown in Figure 2.1. Each comparator
is also connected to a different node of the resistor string. Any comparator connected to a
resistor string node where VREF is larger than VIN will have a '1' output while those
connected to nodes with V REF less than VIN will have a '0' outputs. Such an output code
word is commonly referred to as a thennometer code since it looks quite similar to the
mercury bar in a thennometer. Note that the top and bottom resistors in the resistor string







• • 2" ton •• n Digital
• • Encoder •• Output• •• •
R
R/2
Figure 2.1 A Typical Flash AID Converter System Diagram
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Some of the important design issues that should be addressed when building high-
speed flash AJD converters are outlined as follows.
• Input Capacitance Load
The large number of comparators connected to VIN results in a large parasitic load
at the node VIN' Such a large capacitance load often limits the speed ofthe flash
converter and usually requires a strong and power-consumptive buffer to drive VIN' We
shall see that this large capacitance load can be reduced by making use of an interpolation
architecture. Specifically, ifthe comparator is to be driven by a son signal generator, CIN
shou'ld be less than 1/(2nRro), where ro is required bandwidth and R is son.
• Reference Resistor String Nonideality
A primary factor determining the basic DC linearity of any flash ADC is the
matching that is obtained in the elements ofthe resistor divider. Uniform reference levels
must be established without being affected by the input drive requirements ofthe bipolar
inputs or the setup time of the capacitor levels during the autozero interval. Matching of
the resistor ladder elements depends partially on the patterning techniques that are used in
the fabrication process. It is also dependent on geometry, which is dictated by the layout
and the particular process. The accuracy of reference resistor string is limited to 5-6 bit
[31 ].
• Sampling Clock Jitter
The sampling clock jitter, a function ofthe sample/hold (SfH) circuit noise, is
critical in determining the maximum frequency that can be converted by an ADC system.
Therefore, it must be designed to be very small. Internally, a small rise or fall time of the
lO
sampling clock avoids additional jitter caused by noise of the clock amplifier circuits.
This requires large geometry transistors to be used in the amplifier circuits to control
thermal or kT/C noise (.1.t = .JkTiC ,or for comparator switches at 1GHz, .M =O.09ps).
mCLK VFS
Furthermore, crosstalk with the other circuits in the vicinity must be minimized to avoid
modulation of the sampling clock.
• Clock Skew and Input Signal
Even very small differences in the arrival of clock or input signals at the different
comparators can cause errors. For a high speed input signal, it would only take very
small time to change through 1 LSB (.1.t < 1 , or at IGHz, .1.t < 5ps and O.16ps for
m 20 +1
B
5 bit and 10 bit respectively). If there is a clock skew between comparators greater than 1
LSB, the converter will then produce a false logic function. One means ofeasing this
problem is to precede the converter by a sample-and-hold circuit. However, accurate
high-speed sample-and-hold circuits can be more difficult to realize than the flash
converter itself. It should also be noted that the delay differences may not be caused just
by the routing differences ofclock and VIN signals, but could also be caused by process
variation of drives, switches and capacitance loading.
2.1.2 Multi-Step AID Converter
To avoid some of the problems encountered with a full-flash converter the multi-
step architecture was developed [21-24]. Multi-step NO converters employ much fewer
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comparators than the flash ADC with insignificant sacrifice ofconversion rate. Since
three or more stages have the difficulties ofcomplex sample and hold circuits with little
additional reduction in area, the two step has become the prevalent solution for high
speed ND converter with a resolution of 8-1 0 bits. Specifically, two-step converters
require less silicon area, dissipate less power, have less input capacitance load, and the
voltage which the comparators need to resolve are less stringent than for flash
equivalents. However, two-step converters do have a larger latency delay, although their
throughput approaches that of flash converters. The general block diagram for a two-step
converter is shown in Figure 2.2.
The operation of this two-step converter is as follows. The m-bit MSB
AID determines the first m MSBs ofn bit digital output. To determine the remaining
LSBs, the quantization error is found by reconverting the m-bit digital signal to an analog
value using the m-bit D/A and subtracting that value from the input signal. With this
approach, rather than requiring 1023 comparators as in a 10-bit flash converter, only 62
(2nl+2"-m_2, here m=5, n=1O) comparators are required for a two-step AID converter.
However, this straightforward approach would require all the components to be at least
10-bit accurate. Furthermore, two-step converters require accurate DAC conversion and
a summing circuit.
Based on the different approaches to process the residual signal, the two-step flash
AID converter is categorized into three kinds of architectures: subranging, two step with
residual scaling and subranging with partial scaling. These architectures, as well as their






Figure 2.2 Two-Step AID Converter System Block Diagram
1
2.1.2.1 Subranging Architecture
The subranging architecture is shown in Figure 2.3 [30]. The m-bit digital outputs
of the first ND converter stage are converted into an analog signal. The residual signal is
then computed by subtracting this analog signal from the input signal. The second set of
comparators referred to as the fine comparator resolves the remaining n-m least
significant bits by comparing the residual signal and the reference voltages of the second
stage. Static and dynamic offset voltage, charge injection error and noise are critical to
the fine comparator stage operation, as it must resolve fmer input signals. Offset voltage
can be minimized using autozeroing techniques (AZ) and floating gate injector trimming
(Fowler tunneling) [12][29]. The limitation of this architecture lies with the difficulty of
designing fine comparators whose noise floor, charge injection/redistribution, and static
errors must be maintained below 1/2 LSB. This limitation can be mitigated by the use of
a residual amplifier at the cost of an increase in settling time associated with the linear
gain amplifier as in the following two step architecture.
2.1.2.2 Two-Step with Residual Scaling
A two-step residual scaling architecture is shown in Figure 2.4 [30]. The residual
signal is obtained by subtracting the reconstructed analog signal from the input signal and
amplifying it 2m times. The same set of reference strings and comparators can optionally
be used in the second stage to resolve the fine bits. This approach eliminates matching
requirements between them but increases settling speed and complexity. As the input
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Figure 2.4 Two-Step with Residual Scaling AID Converter System Block Diagram
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However, a longer settling time associated with the residual scaling amplifier makes it
less attractive, since a high conversion speed is our main objective.
2.1.2.3 Subranging with Partial Scaling
A two-step subranging ADC architecture with partial residual scaling is shown in
Figure 2.5 [30]. The first stage uses 2m - 1 comparators for implementing the coarse AID
converter to generate the MSB's and passes this result on to the switched current DAC.
Note that the DAC generates a negative current representation ofthe coarse signal.
Current mode summing is then applied to obtain the residual signal. This approach
potentially reduces the conversion speed by lowing the parasitic capacitance while
providing a means to control the time constant by selecting the summing node resistor
RSUM • This comes with a high price in area and power to maintain accurate high
bandwidth voltage to current conversion. Voltage to current converter (VIC) is required
to convert the input voltage signal to its current equivalence before summing across RsUM
in developing the residual voltage signal. This residual signal is scaled as much as m
times to ease the accuracy and noise requirements of the fine comparators and then
buffered to reduce the parasitic capacitance (or settling time) of the summing node. The
use of m scaling means the fine comparators are required to resolve only m times the
0.5mV differences (m VFS ). This method offers a means to overcome the large
2"+1
amplifier settling time associated with the fully residual scaling by: (1) partial scaling of
the residual signal, and (2) buffering to ease the settling time ofthe summing node due to










Figure 2.5 Subranging with Residual Scaling AID Converter System Block Diagram
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makes the fine comparator less vulnerable to noise, static offset, and charge injection
errors. The weakness of this approach is the requirement ofan accurate high speed VII
converter which takes up a very large area and consumes high power.
2.1.3 Folding and Interpolation AID Converter
Folding and interpolation are two different AID converter architectures. A folding
AID converter is similar in operation to a two-step converter in that a group ofLSBs are
found separately from a group ofMSBs, as shown in Figure 2.6. However, while a two-
step converter requires an accurate DIA converter, a folding converter determines the
LSB set more directly through the use of nonlinear analog preprocessing and
simultaneously determines the MSB set. Also note that no sample-and-hold is required in
this system implementation[6][20]. The architecture uses analog preprocessing to
transfonn the input signal into a repetitive (the folding in time) output signal to be
applied to the fine converter. In this system the most significant bits are detennined by
the coarse quantizer, which detennines the number of times a signal is folded. The fine
bits are determined by the fine quantizer which converts the preprocessed "folded" signal
into the fine code. In this way, it is possible to obtain an IO-bit resolution with only 62
comparators (5-bit coarse and 5-bit fine). Furthennore, the sampling of the analog signal
at the same clock edge does not require the need for a sample-and-hold amplifier. The
low component count results in a small die area and a reduction in power. One drawback,
however, is the higher repetition rate of the folded input signals that can result in
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(a) A typical folding system diagram
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(b) Folding circuit: output signal as a function ofinput signal
Figure 2.6 A Folding ADC Architecture
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loss of resolution at the high-frequency end of the input spectrum in the conversion
process.
The interpolation converters make use of input amplifiers, as shown in Figure 2.7.
These input amplifiers behave as linear amplifiers near their threshold voltages but are
allowed to saturate once their differential inputs become moderately large. As a result,
noncritical latches only need to detennine the sign of the amplifier outputs since the
differences between the input signal and threshold voltages have been amplified. Also,
the number ofinput amplifiers attached to VIN is significantly reduced by interpolation
between adjacent outputs of these amplifiers. While this approach is often combined with
a folding architecture [6][28], the interpolation architecture has also been used quite
successfully by itself [4].
Incorporating the interpolation technique into the folding topology, the folding
and interpolation architecture has the advantage ofboth folding and interpolation. The
advantage is that the large number of comparators can be significantly reduced through
creating only a small number of folding signals and deriving the remaining folding
signals by the resistive interpolation between the outputs of two adjacent signals. A
linear interpolation between the two adjacent signals with an accuracy less than 0.5 LSB
of the interpolated system is required. In this case, the 32 folding signals necessary for
the 5 least significant bits are derived from a four tiDles interpolation between eight
output signals of the folding encoder. Thus, this architecture is very suitable for high-
resolution converters which require a large analog bandwidth.
The folding and interpolation architecture has been successfully used in bipolar
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Figure 2.7 An Interpolation ADC Architecture
22
soft non-linearity ofMOSFET differential pairs restricts its potential application to the
subthreshold MOS processes.
2.1.4 Neural Network NO Converter
It has been shown [8J how highly interconnected networks of simple analog
processors can collectively compute good solutions to difficult optimization problems.
Analog-to-digital conversion can be considered as a simple optimization problem and
thus several NO conversion systems based on neural-networks have been presented
[8][9][10]. A Hopfield network composed of one-layer neurons and fully connected
feedback resistors can be used to realize an NO converter. Figure 2.8 shows the block
diagram of typical Hopfield neural-based NO converter.
In this Hopfield network, simple decision-making amplifiers and a resistive
network are used. Each noninverting amplifier has a sufficient voltage gain to function as
a comparator with output digital levels of 1 or -1. The amplifier outputs are fed back to
the amplifier inputs with the densely connected resistive network.
Due to the inherently simple architecture and massively parallel processing
capability, the neural-based circuits will potentially play an important role in the next-
generation ND converter systems.
The high-speed ADC architectures, fully flash, multi-step, folding and
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This architecture is very suitable for 4-5 bit resolution application because it has
the highest conversion speed among the above listed AID converters. However, it cannot
be used for 8-10 bit resolution application since great number of comparators employed
result in a very large area and consume too much power. Furthermore, the difficulties in
matching of great number of reference resistors and driving of large input capacitance
also restrict its application in high resolution NO system.
• Multi-Step ADC
Currently, the two-step architecture is the most common type for high-speed and
high-resolution (8-10 bit) ADC application. An accurate D/A converter and summing
circuit are needed in this architecture. Moreover, it requires high-speed and high-
resolution sample/hold circuit. The subrangmg with partial scaling type requires high
accurate VII converter additionally.
• Folding and Interpolation ADC
It has been successfully used for ND converter in bipolar process. The number of
comparators needed in this architecture is much less than full flash type and no
sample/hold circuit is needed. Both the area and power are much smaller than that of
flash ADC. Nevertheless, this architecture has its limitation in MOS process due to the
soft non-linearity of MOSFET (see Appendix A).
• Neural Network ADC
This architecture is potentially an important implementation for high-speed ADC
since its simplicity in circuit and fast conversion process. In theory, neural network ADC
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offer an on-board trim to eliminate the requirement for high accuracy component
matching. The worse case delay in LSB restricts its application for 8-10 bit resolution
ADC. In Chapter 4, a new two-step neural-based ADC will be proposed to achieve .high-
speed and high-resolution performances, which incorporates neural-based ADC into a
two-step ADC.
2.2 Factors limiting accuracy
Among the sources of AID converter errors, the static offset voltage, dynamic
offset voltage, and thennal noise are three major sources affecting the system accuracy.
This section presents and discusses these major sources of error as well as the critical
design issues and parameters. The DAC .error sources as well as reference errors will
then be discussed in this section.
2.2.1 Static Offset Voltage
Input amplifiers, output amplifiers, and comparators in practical circuits
inherently have a built-in offset voltage. This offset voltage is caused by the finite
matching of components primarily and is referred to as the static offset voltage, which is
given by [11]
I.t1P . 1 .t1p ~Vas = [±.t1VT ± _.(-) . .t1V ± _. _ . .t1VT]' -V Np





where VT and ~ represent the threshold voltage and transconductance respectively IiVT
and Ii~ are the variations in the threshold voltage and transconductance respectively, and
Np is the number of transistor pairs, i.e., differential pairs and current mirrors.
The static offset voltage is very important for system DC performances. Note that
Fowler trimming or an autozero procedure [12] can be used to remove the static offset in
a system. Furthermore, care must be taken during the layout of the circuit. The static
offset voltage can be minimized by using common centroid geometry and multiple
transistor fingers layout scheme in conjunction with inter-digitation.
2.2.2 Dynamic Offset Voltage
The charge injection mismatch resulting from channel inversion and clock
feedthrough creates an offset voltage referred to as dynamic offset voltage. The charge
injection mismatch due to channel inversion is caused by the redistribution of charge.
When a switch is closed, the switching transistor is made conductive by mobile carriers
that are attracted into the channel by the gate voltage. For charge equilibrium, the total
charge of the mobile carriers in the channel must be equal to the total charge stored in the
gate. The redistributed charge on the gate in strong inversion is given by:
Q= Cgs (Vgs - VT) (2.2)
The redistribution of this charge is a function of terminal impedance on both ends of the
switch. Therefore, any mismatching in switch transistor dimensions, input or output
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impedance, parasitic capacitance and threshold voltages can result in what is referred to
as dynamic offset voltage.
The clock feedthrough error is caused by the mismatch charge absorption when
autozeroing technique is used in comparators. This error voltage is given by:
where ilQ is the channel charge mismatch of switches, CAZ is the input sampling or
autozero storage capacitor, and gme' grnJ' gmi are the transconductance value of the
comparator, load, and input circuit, respectively (see Figure 2.9).
(2.3)
The dynamic offset voltage must be kept below 1/2 LSB of the AID system by
proper design and layout. Several guidelines can be used to minimize the dynamic offset
voltage [11]. First, the large load capacitance will significantly reduce the clock
feedthrough but at the expense of slowing down the setting time and reducing the
bandwidth. Second, the large VGS will minimize the threshold voltage mismatch but at
the expense of increased power consumption due to decreased headroom. Third, small
clock voltage swing to the point where the switch just turns on and off reduces the clock
voltage coupling effect. Fourth, a good common mode rejection ratio of fully differential
pairs with good matching reduces the clock feedthrough voltage since clock signal
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Figure 2.9 Comparator with Autozeroing Technique
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2.2.3 Noise
Noise of current sources, amplifiers, resistors, and so on add to the NO system
errors. Among the noise sources in CMOS devices, the thermal noise is the most
significant one since the MaS transistors exhibit small flicker noise and shot noise [11].
The thermal noise in an MaS transistor is gene,ated from the channel resistance, and its
magnitude is inversely proportional to the device transconductance. The thermal noise
exhibits itself as a deviation from the theoretical maximum signal to noise ratio that an
ideal converter can have. Therefore, it must be kept below 1/2 LSB. The mean-square
noise values of the thermal noise sources in an MaS transistor is
. 8kTdf
NOIse Power = ---
3g m
(2.4)
where k is the Boltzmann's constant, T is the absolute temperature, and dfis the noise
bandwidth. Taking both bandwidth and signal to noise ratio requirements into
consideration, the constrains on gm and CL can be determined based on the following
equations:
and




Among the error sources presented in this section, only the static offset voltage of
the comparator can be cancelled using autozero techniques or Fowler trimming. Since
the dynamic offset voltage and thermal noise can not be canceled, they must be kept
below an LSB ofthe AID system by proper design, layout and trimming. Dynamic offset
voltage can be minimized by using the fully differential circuit and large load capacitor
while the thermal noise can be mitigated by large capacitor. However, a large capacitor
will result in the large size and large power consumption as well as and increased settling
time for the system.
2.2.4 DAC Errors
DAC is a critical component in two-step ADC architecture and its errors will
greatly affect the ADC system performances. In the actual DAC circuit, the mismatch in
reference resistors, reference capacitors, and reference current, introduces the static offset.
Furthermore, the clock feedthrough of the analog switch causes the dynamic offset
voltage. The thermal noise in reference resistors and reference current sources also
contributes its error to the DAC and must be kept 1 to 1.5 LSB below the signal.
A special dynamic element matching (DEM) technique can be used in DAC to
increase signal-to-noise ratio and this technique will be discussed in Chapter 4.
-'-
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2.3 Comparators Amplification Techniques
This section reviews the comparator amplification techniques and their
applications in the coarse and fine comparators. Functionally, the comparator needs to
ensure that digital output levels can be generated based on small differences of two input
signal levels. Therefore, amplification is the basic function ofcomparator. Since the
comparator amplification need not be linear, it can be implemented by using nonlinear
gain stages.
The comparator amplification techniques can be categorized into three generic
approaches. A single-pole amplifier (SPA) is the simplest form of comparator. A
multistage amplifier (MA), comprised of a cascade ofN identical SPA's, provides higher
gain than SPA. A regenerative amplifier (RA), implemented using positive feedback, has
the best speed performance among these approaches[13]. Figure 2.10 shows the small
signal equivalent circuit for each ofthese amplification techniques.
2.3.1 Single pole amplifier (SPA)
Assumed that a step waveform is applied at the input of comparator. The
equivalent amplification factor A for this circuit is defmed as the ratio of the output V0 to
the input step amplitude Vi (see Figure 2.10(a» after an amplification time Ta. If the
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Figure 2.10 General Approaches to Obtain Amplification in Comparators
(a) Single pole amplifier (SPA)
(b) Multistage amplifier (MA)
(c) Regenerative amplifier (RA)
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where gm is the transconductance of the amplifier stage, Cr. is the load capacitance at the
(2.7)
output node, and A is the small signal DC gain which equals gmRo.
2.3.2 Multistage amplifier (MA)
Multistage amplifier is just a cascade of the identical SPAs. The relationship
between Ta and A for MA is given by[13]:
(2.8)
where N is the number of the amplifier stages. For the MA, there exists an optimum
number of stages Nop, for which Ta is minimized. The relationship between Nop and A is
approximated by [13]
Nop I:::! 1.1· In(A) + 0.79 (2.9)
for A < 1000.
2.3.3 Regenerative amplifier (RA)
As stated previously, a positive feedback amplifier can also be used as a
comparator. The equivalent amplification factor A of such a amplifier is defined as the
ratio of the differential output, V1(t)-V2(t), to the initial differences, V1(O)-V2(0), after a
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regeneration time period ofTa. Again assume the MOSFET output impedance is very
large, the amplification time Ta is then related to A by
(2.10)
For the SPA and MA configurations, the amplification gain is limited by the low
frequency gain of the individual SPA stages. However for RA, the gain A is limited only
by the noise floor and the power supply voltage. From the above equations (2.7),(2.8),
and (2.10), it can be seen that the amplification time Ta in a comparator is best obtained
by means of regeneration technique. However, for a practical implementation this may
be difficult to accomplish as in case ofMOS comparators due to the relatively large
offsets within the sense amplifier. Therefore, the regenerative amplifier is generally
preceded by a preamplifier [14]. The preamplifier also eliminates the "kick back" voltage
which introduce error source into reference resistor chain.
The previous discussions in this section described three comparator amplification
techniques. In two-step AID architectures, the SPA and MA are generally used in the
first level of the ADC to conserve power, whereas the RA is used in the second stage
where it has to resolve small voltages in the range of 0.5mV to 2mV. In general, the RA
is used in high-speed ADCs to achieve the fastest speed perfonnance.
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2.4 Dig.ital-to-Analog Converter (DAC)
All two step AID architectures require the intermediate re-conversion of the
MSBs to an analog equivalent by a DAC. The typical digital-to-analog converter consists
of three major elements: (1) some type of resistor or capacitor network, (2) a means of
switching either a reference voltage or current to the proper input terminals ofthe
network as a function ofthe digital value of each digital input bit, and (3) a reference
voltage or current. For high-speed applications in a two-step AID converter system., the
most commonly used DACs can be categorized into three types: resistor network DAC,
capacitor network or charge redistributed DAC, and current reference source DAC.
Figure 2.11 shows these three kinds ofDAC.
• Resistor Network DAC
Figure 2.11(a) shows a 5-bit DAC using a weighted-resistor network. The size of
each resistor is inversely proportional to the weighted value of the particular digital bit
that it converts.
Since delay ofthe DAC is proportional to the resistance ofR, the R must be small
enough to decrease the RC time constant. Nevertheless, it is difficult to obtain matching
resistors for 10 bit accuracy [31] at low resistance value in a CMOS process. This
disadvantage limits its application in high speed AID systems.
• Capacitor Network DAC
In Figure 2.11 (b) an example of a binary weighted capacitor DfA converter
system is shown. The system consists ofn binary weighted capacitors, an additional
36
(c) a 5-bit DAC using reference current sources network
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(a) a 5-bit DAC using a weighted-resistor network
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Figure 2.11 Three Kinds of Most Commonly Used DAC
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capacitor with the unit capacitance, an operational amplifier used as a follower and a set
of switches that connect the weighted capacitors to the reference voltage Vref' At the
beginning of the conversion all capacitors are discharged as shown in the switch
configuration ofFigure 2.11 (b). Then all the capacitors are connected to the reference
voltage to perform a precharge condition. In this case the unit capacitor C is still short-
circuited to ground. When the conversion starts, every capacitor, depending on the digital
input information, is connected to ground or remains in the reference position. During
the conversion, the charge is redistributed over the capacitors and a binary-weighted DfA
conversion is obtained for the generated output voltage. The accuracy of this type DAC
can be 10-bit [31]. The limitation of this DAC is that it requires the precharge process,
which slows down the conversion speed.
• Current Reference Source DAC
Sometimes it is necessary to obtain a current DAC with high accuracy in an NO
converter system. Figure 2.11 (c) shows a example of binary-weighted current reference
source DAC. The digital input code is applied at the control end of switch. Each
reference current source Ii is switched to the output node Ioul by the bit switches SI - SS'
Since current reference source can be implemented by using high accuracy current mirror
(OTA type), its accuracy can be lO-bit [31]. Therefore, this kind of DAC can be
employed in the high-speed and high-resolution AID system, as stated later.
Among the three different kinds of DAC described previously in this section, the
resistor network DAC has the simplest fonn but it suffers from resistor matching
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difficulty when applied in high resolution application in a CMOS process. The capacitor
network DAC needs an accurate and high-speed OTA to achieve high resolution and
speed performances. The current reference source DAC is the best choice in this proposal
due to its achievable high accuracy as well as high speed performances although it has
larger area than the previous two DACs. This kind ofDAC, along with current mirror
with OTA technique, will be discussed in Chapter 4.
The dynamic element matching (DEM) DAC is very suitable for high accuracy
application [25][26]. By reducing the correlation among successive error sources DEM
DAC can achieve high signal-to-noise ratio performance up to 12 bit [25]. The DEM
DAC will be discussed in Chapter 4.
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CHAPTER 3
4-BIT FLASH AID CONVERTER
IMPLEMENTATION AND TESTING RESULTS
The parallel AID architecture, commonly referred to as flash AID conversion,
provides the fastest possible approach to quantizing an analog signal. All of the possible
J
quantization levels are simultaneously compared to the analog input signal. Figure 2.1
represents the architecture of a generic flash AID converter.
In order for an analog signal to be quantized, its voltage level must be within the
end points of the reference voltage divider. Comparators for which the analog input level
is greater than the respective reference levels will output digital logic '1'. Likewise, the
comparators that have reference levels that are greater than the analog input will output
logic '0' as a result of the comparison process. The appearance of the 2N-1 bit digital
word that results from the simultaneous comparisons gives rise to the thermometer
analogy. A continuous string of 1's should appear up to the quantization level that is
nearest to the input level. Beyond this point, a continuous string of zeros results. The
height of the string of l's can be read, as the mercury in a thermometer, to yield the
quantized measurement ofthe analog input. In actual implementation, digital logic,
referred to as bubble detector or thermometer decoder, is used to evaluate the results of




will produce only one output that is true, thus providing a unique digital code to the 2N:N
encoder in the last stage. The active signal acts as an address line to the encoder which
enables the output of a single N-bit word equivalent to the value of the detected
quantization level.
In this chapter, the first section will present the schematics of five functionality
blocks, i.e., comparator, bubble detector, encoder, input buffer, and output buffer. The
SPICE simulations are also presented. The testing results will be included in section two.
The characteristic curves of P transistor and N transistor reveals the performances of IBM
0.1 Jlm process. The DC screen and AC response testing results of five functional blocks
on the wafers are displayed later. Finally, the future design considerations are shown in
section three based on the practical testing results.
3.1 4-Bit Flash ADC System Building Blocks
The block diagram of practical 4-bit flash AID converter in this study is shown in
Figure 3.1. An input buffer is employed to drive the large input capacitance of 15
comparators while an output pad driver is used for the 4-bit system to drive the output
pads.
3.1.1 Comparator
The function of the comparator is a crucial, and often a limiting component in the
41
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Figure 3.1 4-Bit Flash AID Converter System Block Diagram
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design ofhigh-speed AID conversion systems due to its finite accuracy, comparison
speed, and power consumption. As stated previously, there are commonly three
comparator amplification techniques, i.e., single pole amplifier, multistage amplifier, and
regenerative amplifier. Since regenerative type has the shortest conversion time, it was
employed in this 4-bit AID system to achieve the highest speed performance. The
schematics ofcomparator and the timing of clock signals are presented in Figure 3.2 [19].
The regeneration is initialized by opening ofswitch MN9. Since the transistor
MP7 and MP8 isolate the N-channel flip-flop pair from P-channel flip-flop pair, the use
of two clocks performs the regenerative process in two steps. The .first step of
regeneration is within the short time slot between CLKl getting high and CLK2 getting
high. The P-channel flip-flop regenerates the voltage differences between nodes a and b.
The second regeneration step starts when CLK2 getting high. The voltage differences
between node c and d is quickly amplified to a voltage swing equal to the logic levels.
The first regeneration step is very important, not only in raising the regeneration
speed but in reducing the total input offset voltage. The differential errors caused by the
mismatches in MP7 and MP8, and in the N-channel flip-flop are divided by the
amplification gain in the first regeneration step, when referred to the input as an
equivalent offset voltage. Therefore, their contribution to the total equivalent input offset
voltage can be neglected for sufficiently high gain.
The comparison mechanism has to be closely explored in order to optimize speed
and accuracy. For each step regeneration, the small signal equivalent circuits ofthe
setting and resetting processes are shown in Figure 3.3. For the setting process, the
following two differential equations are derived as follows:
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MP1-MP6: 20@4/0.l
~---I Note: CLK2is a short delay



































(b) Timing of CLK} and CLK2
Figure 3.2 (a) Schematics ofRegenerative Comparator





(a) Small signal equivalent circuit of setting process
g g
(b) Small signal equivalent circuit of resetting process
Figure 3.3 Small Signal Equivalent Circuit of Setting and Resetting Process
for Each Step Regeneration
(a) Setting process (b) Resetting process
dV I 0gm v 2 +gv t +C--=
dt
dV 2gmVI +gv2 +C--=O
dt
Solving (3.1) together with (3.2) gives





where VIC is initial voltage difference of VI and V2 , and should be less than 1/2 LSB. By
assuming gm » g, this equation can be simplified as follows.
This equation is applicable for both first step and second step regeneration. Thus, for the
gm .t
V I - V 2 =V lC .e C







~ vlcl·e P (3.5)
where VOl is the first step regeneration output voltage, 'tp is the time constant of fITst step
regeneration (P transistor pair). For the second step regeneration, its initial voltage is the
voltage VOl ofthe first step regeneration. Thus, we have
T T T Tn
~V ·e P ·e n -V e plCt - ICI'
gmn6 • t
V =V ·e C
02 OJ
t t t t-+-
(3.6)
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where 'tn is the time constant of second step regeneration (N transistor pair). V02 is the
comparator circuit. When t = tsel' V02 equals to VOR' which is the logic high level voltage.
(3.8)
(3.7)
t = 1 .10 V OH
set 1 1_+_ V ICl
T p Tn
3 V OHt =-'T ·In--set 5 n V
lCI
For the resetting process, we can derive the following two differential equations.
Based on the P and N transistor characteristics testing data, we can assume that 'tp = 1.5
'tn' Then, equation (3.7) can be simplified as follows.
Then, tset can be derived as follows.
output voltage of second step regeneration and also is the output voltage of this
(3.9)
(3.10)
Solving these two equations gives




where VOH is the initial voltage difference of VI and V2 for resetting process. When t =
~se" V 1 - V2 should be reset to less than VIC1 ' By assuming gm» g, ~set can be derived as
follows:
t = C . In VIC = C .In V OR
reset 2
gm - • gsw V OH 2· gsw - gm VIC
Then the total delay of this comparator is detennined by adding tset and ~l>
3 C V OH C V OHt =t +t =-·--·In--+ ·In--
d set reset 5 2
gmn6 V ICI • gsw - gmn6 V ICI
3. gsw +1
=~~.ln V OH . gmn6
5 gmn6 V ICI 2. gsw -1
gmn6
where C and gmn6 are shown below,
W ·L·CC =W . L . C + sw ox
n6· ox 2
Define k and ~ as follows,
Solving equations (3.13), (3.14), (3.15), (3.16) and (3.17) gives
=~. L
2
.In V OH • (2+k w ·k)(3·k w +1).
5 f.l.sat ·IlV VIC 2(2·k w -1)










Thus, the equation for ~ is derived as follows.
6·k 2 ·k-6·k .k-k-lO=Ow w
If
k = PSal =0.7
Psw
From equations (3.19) and (3.20), we have k w = 2.17 and





The digital output of the comparators should represent a thermometer code, as
described previously. The boundary between the' 1's and 'O's must be detected in order
to establish the segment of the quantization range in which the input lies. Figure 3.5
illustrates the schematics ofthe bubble detector. Exclusive-or gate is used here to detect
the' 1'/'0' boundary condition. The bubble detector geometry is three times large than
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Figure 3.5 Schematic ofBubble Detector
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3.1.3 Encoder
The encoder is implemented in a way similar to PLAs (programmable logic array)
[7]. The exclusive-or gates in the bubble detectors, by producing just one active output
signal, deliver a unique address to this functionality block for each quantization level of
the flash ADe. Therefore, the unique active signal will determine the output of a digital
word. The encoder schematics and its simulation results are illustrated in Figure 3.6 and
Figure 3.7, respectively. To achieve the highest speed and bandwidth performance, the
encoder is designed to be the minimmn geometry.
3.1.4 Input Buffer and Output Buffer
At the output ofthe 4-bit ADC system, the minimum size transistors of encoder is
not able to drive the output load, which usually has a large capacitance. The inverter
chain, which also function as a buffer, is used in the 4-bit ADC system as a pad driver.
At the other extreme, the width of bubble detector is scaled up by four times to keep the
effect load of encoder small and maintain a maximum bandwidth. For the same reason,
the comparator is scaled up by four time again with the added benefit of reducing the
noise floor. Thus, in this 4-bit flash ADC system, input of the 15 comparators produce a
very large capacitance, which could reduce the input bandwidth. To avoid bandwidth
reduction, an input buffer must be employed to drive this large load. In this design
solution, a source follower is used in the 4-bit ADC system. Figure 3.8 and Figure 3.9
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After a flash ND system has been selected based on a thorough examination of
specifications and the support circuitry has been designed and fabricated, the next step is
to perform tests to verify the performance goals. This step can be the most difficult of all,
and there are many approaches to take, depending on the particular testing objectives.
This section first shows the testing outcomes ofP and N transistors. The characteristics
ofP and N transistor will reveal the performance offfiM's O.IJ..lm TFSOI process. In the
second part, DC screenings, transient and AC testing responses of the input buffer, output
buffer, comparator, bubble detector, and encoder are illustrated respectively. The gate
delay, rise/fall time and bandwidth are tested. The transmission line effect and load
capacitance effect on testing are also included in this section.
3.2.1 P and N Transistors Testing Results
The transistor characteristics show the performances of process and allow one to
determine the performances of each functionality block and 4-bit ADC system. Typical P
and N transistor characteristics are shown in Figure 3.10 and Figure 3.11, respectively.
The testing results reveal that P transistor suffered from avalanche when VDS goes
beyond 1.1 V. Thus, it limited the maximum power voltage which can safely be applied
in the circuit. It also can be seen from the testing data that N transistor has a recognizable
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low threshold voltage. Both P and N transistor fabrication defectives have restricted the
anticipated system performances, primarily in the speed and bandwidth. Also, we
determined that the self gain of the P and N transistors are approximately 6 and 8,
respectively.
3.2.2 Functional Blocks Testing Results
This section displays the DC, AC and transient testing results ofall the five
functional blocks implemented in 4-bit AID system, i.e., output buffer, input buffer,
bubble detector, comparator and encoder.
For the DC function verification, the test setup uses an HP 4155A to sweep one of
the input signals and test the output voltage level to confirm the logic, gain, offset, etc.
For the pulse transient response testing, the high frequency pulse signal is applied to the
input via a Model 10 high speed probe. The output is tested using a Model 34A or Model
IO probe. For AC response testing, the test setup is similar to that of the transient except
for that the input signal applied is sinusoid rather than pulse. The following observations
were made.
• Output buffer
First of all, the DC sweep testing results of the output buffer is illustrated in
Figure 3.12. The DC transfer function of this output buffer showed that it can produce a
logic function while it has two problems, a bad transfer curve in transition region and
limited output voltage at a logic high. The first problem is due to the avalanche voltage
1.2V
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Figure 3.12 Output Buffer DC Sweep Response
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of the P transistor and the second one comes from the leakage current ofN transistor.
The pulse transient response of output buffer is shown in Figure 3.13. The testing
data show that the delay for the first four stages of output buffer is 300ps and 26Ops, for
the rise and fall edge respectively. Therefore, the average delay per stage is given as
t
d
= 300ps + 244ps = 68ps
2·4
(3.22)
Since the inverter chain is scale up by four, the effective gate delay is
68ps
td = -- =17ps
4
This is commonly referred to as gate delay per stage. This result is closed to the ffiM
testing data, which is 22ps [18].
The relationships between gate delay and power supply for output buffer are
tested and illustrated in Figure 3.14.
• Input buffer
A typical DC screening of the input buffer is presented in Figure 3.15. The DC
gain is limited to be 0.4 to 0.75. This performance can be verified by the analysis in the
following. The DC gain of a source follower is given by:-
(3.23)
where J.1 is the self gain of transistor. The total DC gain of the input buffer shown in
Figure 3.8, which composed of two source followers, is given by
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When self gain I..l is 6 ~ 8, AT is 0.56 ~ 0.64. This analysis using the P and N transistor
data agrees with the tested results of Figure 3.15. The pulse transient response of input
buffer is presented in Figure 3.16.
The AC response testing of input buffer showed that the bandwidth of input buffer
is around 0.750Hz for SOS process. It was reported that the fT ofO.lllm IBM process P
transistor is 67GHz [18]. The limited bandwidth of input buffer is mainly due to the
following restrictions. First, the 0.651..lm length of transistor in this input buffer, which is
not the minimwn length, reduces the bandwidth by a factor of 6.5. Second, the low gm of
P transistor (Figure 3.10) reduces the bandwidth by a factor of2. Third, the load effect
reduces the bandwidth by a factor of2. The MOSFET source resistance could also
contribute to the degradation ofbandwidth. The input buffer is redesigned to achieve
5.60Hz bandwidth.
• Bubble detector
The basic function of bubble detector is the exclusive-or. To verify the DC
function, we can connected one ofA or B to ground and sweep the other one. The DC
sweep test of the bubble detector is displayed in Figure 3.17. The DC function ofbubble
detector is continned by the testing. The problems that existed here are similar to that of
output buffer since both ofthern are CMOS logic blocks. The P transistor's avalanche
voltage causes a logic transition problem and the N transistor's leakage current results in
a limited output voltage swing.
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Figure 3.17 Bubble Detector DC Sweep Response
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The pulse transient response of the bubble detector is shown in Figure 3.18. The
rise time and fall time of the output are 1340ps and 135Ops, respectively. De-embedding
(which will be discussed later in pad capacitance section) must be considered here due to
the great difference between the gate capacitance ofbubble detector and the load or pad
capacitance. The effective gate delay is estimated to be 37ps based on a de-embedding
factor 36: 1, which includes a factor of three due to the series switched resistance. The
expected gate delay is about 22ps [18]. The relationship between gate delay and power
supply is shown in Figure 3.19.
• Comparator
The function of comparator is verified by sweeping input and applying the clock
signals to the clock tenninals simultaneously. The DC sweep response of comparator is
shown in Figure 3.20. The testing verified the DC functionality of comparator. The
offset voltage measured is 30 mV while the sensitivity of the changing state is 10 mY.
The transient response of the comparator is represented in Figure 3.21. De-
embedding must be considered here also since load (pad) capacitance is very large while
the transistors in comparator is very small. The de-embedding factor is 15: 1. Therefore,
the equivalent rise and fall time are 32ps and 30ps, respectively. The simulation
demonstrated a rise and fall time of 6Ops.
• Encoder
Each encoder has 16 inputs signals with half of them (8 inputs) on each side. In
the single encoder testing layout, seven of eight inputs on each side had been tied to the
negative power supply. Therefore, the basic function of this encoder testing circuit is
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simply an inverter. The DC sweep testing of encoder is illustrated in Figure 3.22. The
limited output logic high voltage is due to the N transistor leakage current.
The pulse transient response of encoder is displayed in Figure 3.23. The
large pad capacitance limited its rise and fall time performance. The pad de-embedding
factor is 87. The encoder was redesigned to achieve the expected 60ps delay
performance.
• Pad capacitance
The pad capacitance measured was too large to be ignored. The 200~m by 200~m
pad capacitance was measured at O.07pF for the SOS process, 1.56pF for the SOl and
3.29pF for the BULK.
The driving or loading problem, which referred to as the de-embedding problem,
arises when the small geometry circuit has a large load capacitance. Due to the large pad
capacitance, the problem, exists in the small geometry test circuits, including the
comparator, bubble detector and encoder. The large pad capacitance results in a slow
rising time and a limited bandwidth. The de-embedding problem can be eased by
inserting a buffer chain between the output of these circuits and the pad. The buffer
would ensure the loading factor for each stage to be no more than approximately four.
• Inductance
The probe tip inductance plays an important role in the testing system when
measurement frequency exceed a IGHz or a rise time of 1-2ns. The pad capacitance and
probe tip inductance together restrict the rise/fall time of the testing system and thus










































Figure 3.23 Pulse Transient Response of Encoder
76
200~m pad, it was detennined that measure system rise/fall time is 16Ops. Figure 3.24
(a) and (b) represent the model for SOS and sal pad testing setup, respectively. The
inductance ofthe tip can be derived from Figure 3.24 (a) as follows.
The impedance from point a to the load is
The reflection factor R and transfer factor T are
R = ZL - Zo = sL + Zo - Zo = sL
ZL + Zo sL + Zo + Zo sL + 2Zo
T =1+ R =1+ sL = 2sL + 2Zo
sL + 2Zo sL + 2Zo
When input is step unit signal, i.e., VIN(s) =!, the output Vour(s) is
s
Time domain response of output signal is
2Z0--I
VOUT = (1 + e L )u(t)





















(b) SOl pad model
500hm
(c) 80S output buffer model
LcIRRouT
U2 500hm
(d) SOl output buffer model
Figure 3.24 Output Pad Model for Analysis
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t t
L =22 't = 22 ~ = 2 ~




Therefore, the inductance of tip per probe is approximately 3.65nH. Since the probe tip
length is about 3mm, this experimentally extracted result for L (3.65nH) is consistent
with the general rule for inductance estimation, i.e., InHlmm. The simulation of circuit
in Figure 3.24 (b) showed that a rise time is 184ps. This is in agreement with the
measured data, 160-17Ops. The previous testing data showed that the SOS pad
capacitance is much less than that of the SOl. Figure 3.24 (c) and (d) represent the output
buffer testing system model for SOS and SOl process, respectively. The measured rise
time for the SOS output buffer was 162ps while the simulation result was 149ps. The
testing rise time for the SOl output buffer was 252ps while the simulation data was
203ps.
Since all the measured data of all four cases in Figure 3.24 are in good agreement
with the simulation results, the pad capacitance C and probe inductance L are to be used
in the redesign of 4 bit ADC system.
• Measuring system limitation
The measuring system bandwidth is limited by pad capacitance, tip inductance,




where tpAD• tm. tpROBE> and tINS!' are the delay caused by pad, tip, probe, and measuring
instrument, respectively. Based, on the testing data, probe specifications and instrument
specifications, the test setup rise time is estimated to be 12Ops.
• Ground bounce on the power supply
The ground bounce is caused by the inductance of power supply when the circuit
switches at the high frequency. The testing reveals that there exist a large ground bounce
in both sides of power supplies, VDD and Vss' The measured amplitude of this noise was
360mV and 320mV for VDO and Vss. respective)y, when VDO is 1.2V and Vss is OV. The
inductance can be estimated as follows. The ground bounce voltage is
V =L di =L tJ.V
OB dt R . tJ.t
(3.32)
where AV is 1.2V, M is 68ps, which was shown earlier in this chapter, R is 1800 and VOB
is 360mV. Then the inductance is estimated as 4nH.
The ground bounce effect can be eased by adding the sufficient decoupling
capacitance for filtering out the interference.
3.3 Future Design Considerations
The testing results shown above reveal some problems existing in the design and




The effect of pad capacitance increases the rise time and decreases the bandwidth.
Therefore, pad size should be kept as small as possible. It is also required to use the
small pad to lessen the driving problem. The pad size will be shrunk to diamond lOOJlm
x lOOJlrn on the diagonal. This modification will decrease the CPAD to one-eighth of
200Jlffi x 200Jlm, or 200fF, 400fF for SOl and BULK process, respectively.
• Inductance
To ease or avoid inductance effect on the power supplies, the ground layout
should be properly arranged. The input ground should be connected directly to the output
ground on the layout. For CMOS logic circuits such as the output buffer, bubble
detector, Vss should be tied to both the input and output grounds to eliminate ground loop
inductance.
• Decoupling capacitor
The Decoupling capacitor must be much greater than load capacitance to filter out
the switching interference. The following rule should be followed for SOS and SOl
layouts at all times.
(3.33)
where COEC is decoupling capacitance, CCH is the total worst case capacitance which will
charge during the switch rise or fall time.
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• Pad driver
Pad drivers should be added at the output ofthe comparator, bubble detector and
encoder to avoid the de-embedding problem. The taper buffer [32], or inverter chain, can
be used as pad driver.
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CHAPTER 4
A PROPOSED TWO-STEP NEURAL-BASED
AID CONVERTER
The studies in the area of artificial neural networks have been revitalized due to
advances in VLSI technologies. In particular the Hopfield neural network, composed of
one-layer neurons fully connected by feedback resistors, is widely applicable in electronic
computing [9][10]. The realization of an AID converter is a specific problem of
optimization for which a Hopfield neural network can be built [8][9][10].
The implementation of Hopfield ND converter is not suitable for 10 bit resolution
application due to the worse case delay in LSB. This chapter proposes a new architecture
for high-speed and high-resolution application: a two-step neural-based AID converter.
This new ADC architecture incorporates the Hopfield AID converter into the two-step
technique. It will be shown later that this is the best choice for a high-speed and high-
resolution ADC in the current MOS process.
This chapter is divided into sections as follows.
Section one describes the Hopfield neural network (HNN), with symmetric and
non-symmetric interconnections. The worse case delay of the non-symmetric type
network is thoroughly analyzed.
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Section two presents the building blocks for a proposed nemal-based AID
converter. The system diagrams of 5-bit coarse and 5-bit fine ADC, as well as their
simulatjons, are also presented in this section.
In the Hopfield neural-based AID converter (HADC) system, the basic function of
the input stage, feedback stage and bias stage is that of voltage-to-current (VII)
conversion. For this reason, the VII converters are the critical design issues in a HADC
system. The resistor is the simplest form of VII converter. The switch type VII converter
has higher accuracy than that of a resistor type at the expense of larger area. The current
mirror with an OTA (CMOTA) type VII converters can achieve the highest accuracy and
bandwidth among VlIs but the drawback is its very large size and power consumption.
Section three presents all three VII converters and their perfonnances.
The DAC is the essential block in a two-step AID converter system, the speed and
accuracy perfonnances of the DAC have a great effect on the entire two-step ADC and
must be n bit accurate. The dynamic element matching (DEM) technique, which
improves signal-to-noise ratio, has been successfully applied in DAC [25][26]. The
dynamic element matching DAC is described in section four.
Finally, the perfonnances ofthe proposed two step neural-based lO-bit high-speed
AID converter are discussed and estimated in section five.
4.1 Hopfield neural network AID converter
Hopfield network is one of the most common architectures used in the neural
network application due to its simplicity and quick convergence. It can be used to
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implement associative memories, pattern recognition, and optimization system [9]. AID
conversion is one of the successful applications ofHopfield networks. This section
discusses two kinds ofHADC: symmetric interconnections and non-symmetric
interconnections.
4.1.1 HADC with symmetric interconnections
A symmetric type HADC is shown in Figure 2.8. Hopfield has shown [8] that the
energy or Lyapunov function for this type architecture is
1 n-l n-1 n-I
E= --LITijDiDj- LliDi
2 j=O i:;t:j i=O
where
T. = -2 (i+j)
IJ
I. = -2 (2i-l) + 2 i VN
L In
and VNin is nonnalized input voltage. The energy function of a symmetric Hopfield
(4.1 )
network has many local minima. Thus, the symmetric approach can not guarantee the
correctness of the converged results and the convergence problem of symmetric type has
limited its application in AID converter.
4.1.2 HADC with non-symmetric interconnections
A non-symmetric type HADC is shown in Figure 4.1. It has been shown [27) that
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1 1 2 4 ~--- ~T
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Figure 4.1 A 5-Bit Non-Symmetric Type Hopfield Neural-Based AID Converter
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it was selected to be used in the proposed implementation of a high speed, high resolution
ND converter and HADC referred to in this thesis will be the non-symmetric
interconnections type. Moreover, it has a simpler form than the symmetric type. In other
words, the non-symmetric type will result in a more compact design and will benefit from
the improved matching and reduced power consumption.
4.1.3 Worst case delay of HADC
The worst case delay ofn bit non-symmetric Hopfield AID converter is the
conversion time of an LSB of digital output when the variation of input signal causes the
change of digital output from '100... 00' to '011 ... 11', or from '011. .. 11' to '100... 00'_
To simplifY the analysis, assume the delays of comparators are identical and represented
by td- This assumption is readily achieved by proper selection ofthe geometry of each
transistor used in the inverter chain, as shown in the final proposal.
For the MSB ofthe digital output, it takes only one td time to get the stable value
ofDn, where Dn is the output of the MSB comparator. However, inverter chain ~.I can
not start the correct conversion until it get the stable value ofDn- Thus, an additional td is
needed to achieve the correct and stable result of .A.t'!' This conversion delay process also
applies to the following inverter chain ~-2' and so for the .A.t'3' ~.4' _. -, Ao. Additionally,
the input stage, which is VII converter, also contributes to the conversion delay. Thus,
the general expression of worst case delay can be written as follows.
Twc = n·td (4.2)
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where Twe is the worst case delay of the n bit system and td is the delay ofthe
comparators. To achieve 10 bit accuracy, each comparator should have at least four
inverters due to the gain (6~8) of each inverter in velocity saturation. Therefore the
minimum delay of each comparator is 4t, where t is the gate delay per stage. In the case
of a 5 bit coarse and fine HADC system,
Twe = 5·td = 20t (4.3)






Based on the testing data for gate delay per stage ofthe pad driver, which is 18ps, the
maximum speed of a 5 bit HADC is
[max = 2.8GHz
4.2 Two-Step Neural-Based AiD Converter Building Blocks
(4.5)
The new high-speed and high-resolution ADC architecture proposed in this study
is a two-step neural-based ADC, which combines the HADC with the two-step technique.
Figure 4.2 shows this new ADC architecture, which consists ofa 5-bit coarse HADC, a
lO-bit accuracy V-I converter, a dynamic element matching current DAC [25], and a 5-bit
fine HADC. The 5 bit coarse AID converter and 5 bit fine AID converter are shown in
Figure 4.3 and Figure 4.4, respectively. The simulation results for 5-bit neural-based
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Figure 4.2 The Block Diagram of Proposed lO-Bit 2.5GHz Two-Step Neural-Based AID
Converter
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(a) block diagram of 5-bit coarse ADC
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Figure 4.5 Functional Simulation Result ofthe 5-Bit Neural-Based Coarse and Fine
ADC
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DAC are discussed in the following sections.
4.3 Voltage-to-Current Converter
In HADC, the voltage signal for the input stage, feedback stage and bias stage
(see Figure 4.3 and Figure 4.4) are converted into their current equivalent to permit the
addition at the input end of the inverter chains. Thus, voltage to current converter is one
of the critical design issues in the proposed two step neural-based AiD converter.
Depending on the required accuracy, three types ofVIl converters, i.e., resistor, switch
and CMOTA, can be chosen from to implement the HADe. The remainder ofthis
section discusses VII converters.
4.3.1 Resistor type
The fact is very obvious that the resistor is the simplest fonn of the voltage to
current converter. Figure 4.6 shows the resistor type VII converter.
Since the time constant of this VII converter is proportional to the resistance, the
small values of resistors are necessary to achieve the high speed. However, this leads to
resistor matching difficulties in the MOS process [31). For this reason, the resistor type
is restricted to use in the coarse HADC, with a resolution of 5-bit, in the proposed ADC
architecture. The resistor type VII converter in Figure 4.6(a) can be used in input stage
and bias stage. However, the resistor type VII converter in Figure 4.6(b) is commonly






(b) resistor with inverter
Figure 4.6 Resistor Type Voltage-to-Current Converter
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the digital signal from the output ofHADC. Any voltage deviation. in output digital
signal (even though it is still logic "true") will result in a source of error for the following
comparators(inverter chains) if the vrr converter in Figure 4.6(a) is used here. The vrr
converter in Figure 4.6(b) eliminates this error from output digital signals.
Both the area and power consumption of resistor type Vrr converter are smallest
among the three different kinds ofVrr converter while the resolution is limited to 5 ~ 6
bits in the MOS process.
4.3.2 Switch type
It is much easier to achieve a high accuracy current reference than a high accuracy
resistor. A current source, which has 10 bit accuracy, is achievable in the existing
process if proper design steps are taken. A high accuracy reference current can be
generate by a current mirror with OTA (CMOTA), which will be discussed later in this
chapter. Therefore, a switch type VII converter is employed in the fine NO converter
with a resolution goal of 10 bits. Figure 4.7 shows the switch type ofVrr converter.
Note that the bias stage and the feedback stage have different characteristic from
the input stage. Functionally, the bias and feedback stage is similar to the switching
circuit. Both of them have discrete input (voltage) and output (current) signals rather
than continuous signals, which are in the input stage. Each transistor in the switch type is
in either 'on' or 'off state. Consequently, the non-linearity of switch type over the whole
input range does not affect the accuracy of the states 'on' and 'off. Under this
circumstance, the accuracy of VII converter is completely dependent on the accuracy of
Figure 4.7 Switch Type Voltage-to-Current Converter
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tail current source. The CMOTA architecture can be used to generate high accuracy
current references. The speed of the VII converter is dependent on the switch and the
load. Thus, it can potentially achieve higher accuracy and faster settling time than the
resistor type. The switch type is employed in the bias and feedback stage of the fine AID
converter.
The disadvantage ofthis function is that it suffers from non-linearity problems, 10
bits ofaccuracy for whole input signal range is still difficult to achieve in the current
MOS technology [33][34]. Therefore, this scheme can not be used as the input stage,
which requires that 10 bit accuracy be maintained the whole range of input signal.
The switch type VII converter has the modest area and power consumption. The
lO-bit resolution can be achieved when it is used in the feedback stage.
4.3.3 CMOTA type
Neither the resistor type nor switch type VII converter can be used in the input
stage of fine HADC due to their accuracy and linearity limitations. The bandwidth
requirement makes it even more difficult to implement a high accuracy VII converter in
the input stage of fine HADe. The CMOTA type VII converter is developed to be used
in the input stage of fine HADe. Figure 4.8 shows the block diagram of the prototype
and its small signal equivalent circuit. Note that R, must be trimmed here to achieve 10
bit accuracy.










(a) basic circuit diagram
(b) equivalent small circuit








where C is the total input capacitance, R2 is the input equivalent resistance exclusive of




where A is the gain of the OTA and gmis the transconductance of transistor MI' The
input current lin can be expressed by
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where BW is the bandwidth requirement for CMOTA.
(3) noise floor
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Expression (4.12), (4.13) and (4.14) are the three critical issues for the design of
OTA later on. From these equations, A and gm can be determined. The delay ofCMOTA




The IO-bit accuracy can be achieved for the whole input range for CMOTA.
(4.15)
However, the area and power consumption of the CMOTA are largest among the three
different kinds ofVII converter due to the OTA.
The final lO-bit accurate VII converter used in this design is shown in Figure 4.9.
In order to achieve the required precision, the error due to the finite drain conductance, or
channel-length modulation effect must be controlled. The cascode scheme is useful for
reducing the current transfer ratio error, along with the OTA's which are employed in this
design to keep drain-to-source voltages VDS of source and mirror sides equal. This




Figure 4.9 A 10-Bit Accuracy AB Class Type Voltage-to-Current Converter
Load
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The class AB configuration using both P-channel and N-channel current mirrors is
used here to reduce the bias current relative to the signal current. This leads to the
reduction in the offset current at the output caused by the mismatch between MOSFET's
used for the current mirrors. The complementary circuit configuration is also effective in
reducing the hannonic distortion, since the input current-to-voltage characteristic has
quite good linearity for wide input current range. The resulting reduction of bias current
also leads to lower power dissipation.
The simulation result of this VII converter is shown in Figure 4.10.
4.4 Dynamic Element Matching (DEM) DAC
The DEM techniques have been introduced in the DAC system to decorrelate the
conversion noise from the input signal and thus achieve high signal-to-noise
ratio[25][26]. This kind ofDAC involves the use of a bank of I-bit DACs, the outputs of
which are summed together to generate a single multi-bit DAC. For most digital input
values, there are many possible input codes to the bank of I-bit DACs that nominally
yield the desired analog output value. Thus, the conversion noise arising from errors
introduced by the I-bit DACs can be "scrambled" by randomly selecting one of the
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Figure 4.10 DC sweep simulation result of la-Bit Accuracy AB Class Type VII
Converter
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4.4.1 DEM DAC System Building Blocks
The DEM DAC architecture[25], which is used in this study, is shown in Figure
4.11. The I-bit current DAC using an OTA topology is introduced in the next section.
The tree-structured digital encoder consists ofn layers of a random signal generator and
switching blocks, each labeled Sk r> where k denotes the layer number and r denotes the
position of the switching block in the layer.
4.4.2 I-Bit DAC Bank
The block diagram of a I-bit DAC bank is shown in Figure 4.12. The basic
function of I-bit DAC is that ofVIl conversion except that the input is digital signal
rather than analog signal. Therefore, the accuracy and bandwidth requirements for vIr
converters discussed previously can be applied here. Since a high-resolution DAC is
required in this design, the CMOTA is employed here to keep the lO-bit accuracy. Note
that the CMOTA also provides a convenient way to implement the I-bit DAC bank by
just adding multiple mirror legs.
4.4.3 Switching Block
Figure 4.9 (b) shows the functional details of the switching block Sk.T' The
switching block has one k+I-bit input, two k-bit outputs, and a random control bit input,
~[n]. The random control bit is common to all the switching blocks within the kth layer.
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Figure 4.12 lO-Bit Accuracy I-Bit DAC Bank
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The Sk,r switching block operates such that when Ctc[n] is high, the most significant bit
(MSB), bk, of the input is mapped to all k bits of the top output, and the remaining k bits
of the input are mapped directly to the k bits of the bottom output. When ~[n] is low, the
situation is as above except that the mappings are interchanged. Thus, it follows that Sk,r
can be implemented using k binary switches, all controlled by ck[n]. The process of
randomly mapping the input to the outputs is referred to as random switching. At the
outermost layer, i.e., k = 5, the DAC input is assigned to the S5,1 input bits b l through bs,
and a zero is assigned to the input bit bo, as indicated in Figure 4.9 (a). It is shown [25]
that the digital encoder obtained by interconnecting the switching blocks ofFigure 4,9
can achieve the 10-bit accuracy under the requirement of 7-bit accurate I-bit DAC bank.
This results in 3-bit (18dB) performance inprovement.
4.4.4 Random Signal Generator
Pseudo-random sequences are certain binary sequences of length n = 2m-I. They
have many useful properties, one of which is that their periodic autocorrelation function
is given by
p(O) =1 p(i) = _!,
n
for 1 ~ i ~ n-l (4.16)
These sequences have been known for a long time and they are used in scrambling,
ranging-finding, fault detection, modulation, etc.
To construct a pseudo-random sequence of length n = 2m-1, one needs a primitive
polynomial hex) of degree m. Since five layers are needed to be used in the DEM DAC,
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the space between the adjacent control signals should be more than five to decorrelate
them. Therefore, in this design, m is chosen to be 5 x 5 = 25 to meet the above
requirements. The polynomial hex) of degree m = 25 is defined below.
hex) = X25 + x3 + 1 (4.17)
In a practical implementation this is a shift register consisting of25 D flip-flops. Figure
4.13 shows the topology ofm = 25 pseudo random signal generator.
4.5 Performances of proposed two step neural-based AJD converter
The block diagram of the 10 bit 2.5 GHz converter is shown in Figure 4.2. The
functional simulation results ofneural-based AID converter and voltage-to-current
converter have been shown in Figure 4.5 and Figure 4.10, respectively. In this section,
the conversion rate of the neural-based ADC is fully discussed first. The perfonnances of
proposed 10-bit AID converter system, resolution and speed, are estimated later.
4.5.1 Conversion rate
Expression (4.3) and (4.5) indicate the worst case delay and maximum speed of 5
bit neural AID converter. The total delay of 10 bit AID system consists of three major
factors: the 5 bit coarse converter delay, DAC delay, and 5 bit fine converter delay. Then









































Figure 4.13 Pseudo Random Signal Generator
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Asswne that the DAC delay is 12't, which can be achi.eved by design the switching blocks
properly. Here't is the gate delay per stage, i.e., 18ps based on the testing data in Chapter
3. Substitute equation (4.3) into (4.18), the maximwn speed of the 10 bit system is
fma,,= _1_ == 1 = _1_ =1.1GHz
Twc 20r +12r + 20r 52r
4.5.2 Accuracy and bandwidth
Since it is feasible to achieve the high accuracy for the current reference, the
(4.19)
accuracy and bandwidth ofV/I converter used in the DAC and the fine ADC are then the
critical issue to achieve the goal of 10 bit 2.5GHz two-step neural-based AID converter.
Therefore, the accuracy and bandwidth of the CMOTA vIr converter are now analyzed
for the proposed 10 bit AID system.
The schematic of this voltage-to-current converter is shown in Figure 4.9. The
requirements of accuracy and bandwidth have been shown in (4.12) and (4.13). Assume
the gain of OTA is 200, which is achievable even for a short channel length OTA. R, is
chosen to be soon. From (4.12),
2048 2048
gm > -- = = 0.02048
A .RI 200· 500
Then WI should be greater than 106J.lrn.
(4.20)
WI is set to be 500llm here to make the design simple and compensate the design
for geometric variations. Since the input capacitance of OTA decreases the bandwidth of
the system, the width of the OTA transistors should be as small as possible. On the other
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hand, the high accuracy requires large transistors, which lead to the small bandwidth.
The compromise is
1 500llm
Wa=-,Wl= ==166111l13 3 - r-
Wa is set to be 150llm in this design.
From (4.13), the bandwidth of the voltage-to-current converter is now
A . gm 200· 0.097
BW=--> = 29.8GHz
C (500 +150) .10-12
4.5.3 Area and power dissipation
(4.21)
Based on the existing layout of functional blocks in two-step neural-based ADC,
the area of the proposed ADC, which includes 5-bit coarse HADC, OEM OAC, VII
converter, and 5-bit fine HADC, is estimated to be 59.6mm2• The power dissipation is
about 1 Watt.
4.5.4 Comparison between two-step neural-based ADC and two-step flash ADC
From the testing data in Chapter 3, we can estimate the performances of two-step
flash ADC and list them as follows. The performances of two-step neural-based AOC are
also listed below as comparison.
111
Neural Type Flash Type
1. Dynamic Range (R) 60dB (1 Obit) 60dB (1 Obit)
2. Maximum Conversion Speed (S) 1.1GHz 1.7GHz
3. Power Dissipation (P) 1Watt 3.6Watt
4. Area 59.6mm2 205.6mm2
5. Criterion Factor (R x S / P) 66 28
Item 5 is a comprehensive criterion factor whieh includes perfonnances of
dynamic range (resolution), speed relative to the power consumption. From this criterion
factor, we can see that the two-step neural-based ADC is better than two-step flash ADC




The growth in the use ofdigital systems has increased the use of monolithic high
speed and high resolution AID converters as the interface for the acquisition and
measurement ofmany signals that exist in the real world as spectrums of analog
waveforms. To this end a 10 bit 2.5 GHz AID converter has been designed and
developed in this study.
The status of the art in AID converters includes many different types of
architecture, but for high speed and high resolution application the two step flash
approach is the most common and desirable choice. Therefore, the reviews of three kinds
of the two step flash types: subrange, two step with residual scaling and subrange with
partial scaling, are presented following the introduction of this paper.
Folding and interpolation architecture was presented which has been implemented
in the bipolar technology. This architecture employed much fewer comparators in the
bipolar process than a fully parallel converter, so it has the advantages of small die area,
lower power dissipation and easier matching. A very attractive characteristic is that no
sample and hold circuit is required. To incorporate the MOSFET devices into this
architecture, the complete analysis of folding with MOSFET was done. The analysis
revealed two defects on the folding and interpolation architecture with MOSFET. The
folding number is restricted to two due to the non-linearity of the MOSFET device. That
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means this architecture with MOSFET device has no advantages over the fully flash
because a large numbers of comparators are still needed. Thus, the problems of area,
power consumption and matching make the implementation of folding and interpolation
architecture with MOSFET impossible in current technology. Moreover, the bandwidth
requirement of234 GHz is beyond the current processes (see Appendix A),
The Neural network has shown. its capability in the application of AID converter
since Hopfield presented a network (Hopfield neural network) as one implementation of
AID converter in 1984. The analysis in this study showed that the non-symmetric
Hopfield neural network AID converter has greater performances over the traditional
flash type in the resolution range of4-5 bits especially in matching, area and power
consumption. To make the neural-based converter acceptable for 10 bit applications, a
two-step technique is incorporated into the HADC to produce the proposed two-step
neural-based ADe. Three different kinds ofVII converters were discussed. The resistor
type could be used in the coarse HADC stages: input, bias and feedback. The switch type
VII has 10 bit resolution, but its linearity problem restricts its application to the coarse or
fine HADC stages: biasing and feedback. The class AB CMOTA type can achieves 10
bit accuracy without sacrificing the linearity performance, so it can be used in the input
stage of fine AID converter. The price of its advantages is that it require more complex
circuitry and thus larger area than the previous two types. Since high accuracy voltage-
to-current converters are needed in the 10 bit two step neural-based AID converter to
achieve the best overall performance, the CMOTA is used in this study. The CMOTA
architecture can also be employed in I-bit bank ofDEM DAC to achieve lO-bit accuracy
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for I-bit DAC. Dynamic element matching (DEM) technique is used to achieve high
signal-to-noise ratio for DAC.
Conclusively, the two step neural-based NO converter is the best solution to the
high speed and high resolution with 10 bits AID converter in the current available
technology. The functional blocks of this kind of ADC system have been designed in this
study. Several critical issues are needed to study in the future. First, a high speed and
wide bandwidth sample and hold circuit must be designed. The circuit should have high
noise immunity and low offset voltage. Second, the fast and accuracy DAC and VII
converter have to be verified by combining simulations with fabricated test data. The
HADC has also to be confirmed for its conversion rate and resolution by the testing.
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APPENDIX A
FOLDING AND INTERPOLATION AID CONVERTER
As stated previously, the full flash AID converter suffers from large number of
comparators, which leads to large area, high power consumption and large input
capacitance in high resolution approach. Meanwhile, the two step flash AID converter
needs the high speed sample and hold function as well as subtraction function which are
not feasible for current process. In this appendix an architecture using folding and
interpolation techniques is investigated, which is capable of achieving a large analog
bandwidth and high resolutions without incurring the power and area penalties associated
with the flash architecture and using high speed sample and hold circuit associated with
the two step converter. This architecture has been implemented in bipolar process
successfully [4] [5 J[6].
MOSFET is widely used in various VLSI systems. Nevertheless, as stated later,
some limitations on MOSFET make it uneconomical to incorporate MOSFETs into the
folding and interpolation architecture. The main limitation is caused by the inherent
limitation of soft non-linearity of MOSFET differential pairs.
Since the design of a conversion system such as folding and interpolation
converter begins with an analysis of the system, the requirements and restrictions (or
limitations) of a folding and interpolation system are analyzed and summarized in this
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appendix. The derived performance constrains will demonstrate the limit of a folding
ADC system.
Four main issues, system and block transfer functions, general requirements,
folding limitations and interpolation restriction, are included in the analysis of a proposed
lO-bit folding and interpolation ADC.
The proposed folding and interpolation architecture with MOSFET is illustrated
in Figure A.I.
A.I Block transfer functions
The analysis ofblock transfer functions will reveal the zero-pole characteristics of
each block and the system. Therefore, many system performances, such as gain,
bandwidth, stability and accuracy, can be estimated from the transfer functions. In this
section, gain and bandwidth requirements will be given out based on the analysis of
transfer functions.
The transfer functions ofbuffer stage, source follower and folding stage are
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Figure A.I IO-bit 2.5 GSPS Folding and Interpolation ADe Block Diagram
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A.I.I Buffer stage
The buffer stage and its small signal equivalent circuit are shown in Figure A2.
The transfer fimction ofbuffer stage is
(AI)










(b) Small S·gnal Equivalent Circuit
Figure A.2 (a) Interpolation Buffer (b) Small Signal Equivalent Circuit
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A.l.2 Source follower
The source follower is shown in Figure A.3. The transfer function of source
follower is
A = Yo = gms
V3 y. 1/ Z
1 gms + 0
(A.5)
Where gms is the transconductance of source-follower and Zo is the equivalent impedance
of interpolation resistor strings and their parasitic capacitors.
From the transmission line theory, we have
Z = fI
o ~j;C
From transfer function (A.5), we know that Av approaches I and has 10 bit






The resistance R should be big enough to make to satisfy the above condition. However,





• •• •• •
I
R ~C R ~C
R1~C R1~C• •• •• •
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Figure A.3 Schematic of Source Follower
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A.I.3 Folding stage
The folding stage and its small signal equivalent circuit are shown in Figure A.4.
Assume that input signal is
VIN = VFS SIN(2n fIN)
After folding,




Where Np is the folding factor and gmf is the transconductance of folding amplifier. This
~I, instead of VIN, will be referred to as input signal in the analysis of transfer function.
It is worth pointing out that the folded signal has a bandwidth ofNp·n/2 of the full
scale input signal bandwidth due to the nonlinear folding operation.
The transfer function of the folding stage is
A = Vo = gmt-gl
Zl M gl(Yl +Y2 +gmd+YIY2









&nt ~nt gmtt Cout!
(b) Small Signal Equivalent Circuit
figure AA (a) Folding Stage (b) Small Signal Equivalent Circuit
Y2 = S Coutt + goutt = S Cgsb + got
Cgst and Cgsb are the gate-source capacitance of OTA and following buffer stage
respectively. gofand got are the output conductance of folding amplifier and OTA
respectively.
A.l.4 System transfer function
System transfer function is
(gt (Yl + Y2 + gmt) + YtY2)(SCoutb + goutb )(gms + 1/ Zo)
DC transfer function is







A.l.S Bandwidth and gain requirements
From equation (A.1), (A.S), (A. 11 ) and (A. 15), we can see that the system transfer
function has four poles. There are two poles in folding stage and one pole in both of
buffer stage and source follower. To simplify the analysis, we assume all of four poles
are the same. In this case,
(03dB2 = 0.64 0)3dB I
(03dB4 = 0.43 0)3dBI
(A. 17)
(A.I8)
Where (03dBI is the bandwidth of single pole system, 0)3dB2 is the bandwidth oftwo-pole
system and 0)3dB4 is the bandwidth of four-pole system. Therefore, the bandwidth
requirement for buffer stage and source follower is
I
2.5 GHz (NF n12) - = 18.27 GHz .
0.43
Later in section A.3, we will see that folding factor NF is restricted to 2 for a velocity
saturation process. Thus, the bandwidth requirement for folding stage is
2.5 GHz (NF n12) 0.64 = 11.69 GHz .
0.43
where NF = 2.
To maintain the lO-bit resolution, the voltage corresponding to one LSB at the
inputs of comparators should be greater than the offset voltage of comparators. So the
gain requirement for the system is
132






The offset voltage of comparators is 10 mY. Then,
10mV




The general requirements we discuss here are gain bandwidth product (GBP),
matching (accuracy), and offset voltage.
A.2.1 Gain bandwidth product (GBP) and fT
GBP = A (03dB = A (NF n/2) 2.5 GHz
Using (A. 19),
GBP ~ Amin (NF n/2) 2.5 GHz = 10 (NF rc/2) 2.5 GHz
GBP~78GHz
So the process requirement is





To maintain the 10-bit accuracy, the sum of errors of ADC system is required to





Now, by assuming all of the items contributing to the total errors are the same, it lead to
~gmt = ~gmb = L\gl = L\gz = 0.025%





Vosf = I± 2~VT + (.1.:) /1V ± 2~VT (~) I $; 0.5 LSB = 0.5mV
(2) buffer stage
Vosb = I± 2~VT + (~~) /1V ± 2.1.VT (.1.1}) I $; 0.5 LSB AVF = 1.5mVI} I}




Each of5l2 comparators in 10-bit folding / interpolation ADe architecture should
satisfy the offset voltage requirement.
vosc = I± 2.1.VT+ ( .1.~ ) .1.V ± 2/1VT ( /1~ ) I $; 0.5 LSB .Av = 5mV
I} I}
where A v ~ 10.
A.3 Folding limitations
(A.25)
The folding factor is the key to achieve an economical architecture and is greatly
affected by the characteristics of differential pair type ofBJT and MOSFET.
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The transfer curves of BIT and MOSFET differential pairs are shown in Figure
(A.26)~BL =4VT =4x25mV= lOOmV
A.5. The linear region of BIT differential pair is
A.3.1 Differential pair perfonnance
where VT is the threshold voltage ofbipolar transistors
The linear region ofMOSFET differential pair is
~ML = 4VOD = 4x250 mV = 1 V (A.27)
where VOD is the overdrive voltage ofMOSFET transistors.
It is obvious from (A.26) and (A.27) that the linear region ofBJT differential pair
is much smaller than that of MOSFET differential pair.
A.3.2 Folding performance
The operation ofthe folding circuit is illustrated in Figure A.6.




where VFS is full scale voltage of input analog signal.
We can increase the folding number by 2 ifusing CDP (Coupled Differential pair)
architecture. Then,







!:J. VeL'" 4·V. '" 4x25mV= IOOmY
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Y'N IlV M1.", 4·IlYod ",4 x250mV= IV
:...------,------
Ii V Mf.
(b) MOSFET Differential Pair Transfcr Function




Figure A.6 Transfer Curve ofFolding Circuit
The maximum number of folding for MOSFET is much less than BIT due to the
IV
NMAX = 2 ( ) = 20, for BIT,
100mV
IV
N =2 (-) =2 for MOSFET,
MAX IV '





To maintain high resolution, a great number of interpolation resistors should be
employed in the folding / interpolation ADC system with small folding number. If
folding factor is 2, then 1024 (512x2) interpolation resistors and 512 comparators could
be used to get 10-bit resolution. However, a great number of interpolation resistors and
comparators will bring about the following problems.
A.4.1 Matching
The accuracy of interpolation resistors is required to be
_~R_ ~ 1 =0.1%,
R 2 x 512
for all of 1024 resistors (A.32)
This is a difficult requirement for IC layout and not readily achieved.
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A.4.2 Power consumption
Assume CL is the capacitance at the input end ofcomparators.
The noise floor requires







Since the Cgs of comparator is the major part ofCL, we can get the minimum width of
comparators.
88
Wcamp ~ - f.1lTl = 73 f.JJn
1.2
The current for each comparator is
1= k'W11 ~ 6.67mA
Then, the total power consumption ofcomparators is
P = Y·!·Ncomp = 3Yx6.67mAx512 = 10.1W (A.34)
The source follower and folding circuit can be expected to consume 2 times more
power. Therefore, such a large power consumed for only the comparators can not be
tolerated.
A.5 Requirements for folding and interpolation architecture
Based on the above analysis of the folding / interpolation ADe, we conclude the
following requirements for the folding and interpolation architecture.
(1) process fT > 234 GHz
(2) mismatch of 1024 interpolation resistors < 0.1 %
(3) mismatch of gm for folding and buffer stage < 0.025%
(4) worst case offset voltage < 0.5mV (except comparators)
(5) comparator offset voltage < 10mV
(6) power consumption for comparators> 10.1 W
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